April 2006

DS92CK16 3V BLVDS 1 to 6 Clock Buffer/Bus Transceiver



DS92CK16 3V BLVDS 1 to 6 Clock Buffer/Bus Transceiver

General Description

The DS92CK16 1 to 6 Clock Buffer/Bus Transceiver is a one to six CMOS differential clock distribution device utilizing Bus Low Voltage Differential Signaling (BLVDS) technology. This clock distribution device is designed for applications requiring ultra low power dissipation, low noise, and high data rates. The BLVDS side is a transceiver with a separate channel acting as a return/source clock.


The DS92CK16 accepts LVDS (300 mV typical) differential input levels, and translates them to 3V CMOS output levels. An output enable pin $\overline{\text{OE}}$, when high, forces all CLK_{OUT} pins high.

The device can be used as a source synchronous driver. The selection of the source driving is controlled by the CrdCLK_{IN} and $\overline{\text{DE}}$ pins. This device can be the master clock, driving the inputs of other clock I/O pins in a multipoint environment. Easy master/slave clock selection is achieved along a backplane.

Features

- Master/Slave clock selection in a backplane application
- 125 MHz operation (typical)
- 100 ps duty cycle distortion (typical)
- 50 ps channel to channel skew (typical)
- 3.3V power supply design
- Glitch-free power on at CLKI/O pins
- Low Power design (20 mA @ 3.3V static)
- Accepts small swing (300 mV typical) differential signal levels
- Industrial temperature operating range (-40°C to +85°C)
 Available in 24 pin TSSOP Packaging
- Available in 24-pin TSSOP Packaging

Function Diagram and Truth Table



Receive Mode Truth Table

	INPUT				
ŌE	OE DE CrdCLK _{IN} (CLKI/O+)-(CLKI/O-)				
Н	Н	Х	Х	Н	
L	Н	Х	VID≥ 0.07V	Н	
L	Н	X VID≤ -0.07V		L	

L = Low Logic State H = High Logic State

X = Irrelevant

Z = TRI-STATE


Driver Mode Truth Table

	INF	PUT	OUTPUT			
ŌĒ	DE		CLK/I/O+	CLK _{OUT}		
L	L	L	L	Н	L	
L	L	Н	Н	L	Н	
Н	L	L	L	Н	Н	
Н	L	Н	Н	L	Н	
Н	Н	Х	Z	Z	Н	

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

DS92CK16

Connection Diagram



Order Number DS92CK16TMTC See NS Package Number MTC24

TSSOP Package Pin Descriptions

Pin Name	Pin #	Туре	Description
CLKI/O+	6	I/O	True (Positive) side of the differential clock input.
CLKI/O-	7	I/O	Complementary (Negative) side of the differential clock input.
ŌĒ	2	I	$\label{eq:this_pin_s} \hline{\text{OE}}; \text{ this pin is active Low. When High, this pin forces all CLK_{OUT} pins High. When Low, CLK_{OUT} pins logic state is determined by either the CrdCLK_{IN} or the VID at the CLK/I/O pins with respect to the logic level at the \overline{\text{DE}} pin. This pin has a weak pullup device to V_{CC}. If \overline{\text{OE}} is floating, then all CLK_{OUT} pins will be High.$
DE	11	I	$\overline{\text{DE}}$; this pin is active LOW. When Low, this pin enables the CardCLK _{IN} signal to the CLKI/O pins and CLK _{OUT} pins. When High, the Driver is TRI-STATE [®] , the CLKI/O pins are inputs and determine the state of the CLK _{OUT} pins. This pin has a weak pullup device to V _{CC} . If $\overline{\text{DE}}$ is floating, then CLKI/O pins are TRI-STATE.
CLK _{OUT}	13, 15, 17, 19, 21, 23	0	6 Buffered clock (CMOS) outputs.
CrdCLK _{IN}	9	I	Input clock from Card (CMOS level or TTL level).
V _{cc}	16, 20, 24	Power	V_{CC} ; Analog V_{CCA} (Internally separate from V_{CC} , connect externally or use separate power supplies). No special power sequencing required. Either V_{CCA} or V_{CC} can be applied first, or simultaneously apply both power supplies.
GND	1, 12, 14, 18, 22	Ground	GND
V _{CCA}	4	Power	Analog V _{CCA} (Internally separate from V _{CC} , connect externally or use separate power supplies). No special power sequencing required. Either V _{CCA} or V _{CC} can be applied first, or simultaneously apply both power supplies.
GNDA	5, 8	Ground	Analog Ground (Internally separate from Ground must be connected externally).
NC	3, 10		No Connects

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V _{CC})	-0.3V to +4V
Enable Input Voltage	
$(\overline{DE}, \overline{OE}, CrdCLK_{IN})$	-0.3V to +4V
Voltage (CLK _{OUT})	–0.3V to (V _{CC} + 0.3V)
Voltage (CLKI/O±)	-0.3V to +4V
Driver Short Circuit Current	momentary
Receiver Short Circuit Current	momentary
Maximum Package Power Dissi	pation at +25°C
TSSOP Package	1500 mW
Derate TSSOP Package	8.2 mW/°C above +25°C
θ_{JA}	95°C/W
θ _{JC}	30°C/W

Storage Temperature Range	-65°C to +150°C
Lead Temperature Range	
(Soldering, 4 sec.)	260°C
ESD Ratings: HBM (Note 2)	>3000V
CDM (Note 2)	>1000V
Machine Model (Note 2)	>200V

Recommended Operating Conditions

	Min	Тур	Мах	Units
Supply Voltage (V _{CC})	+3.0	+3.3	+3.6	V
$CrdCLK_{IN}, \overline{DE}, \overline{OE}$				
Input Voltage	0		V_{CC}	V
Operating Free Air				
Temperature (T _A)	-40	25	+85	°C

DC Electrical Characteristics

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified (Notes 3, 4).

Symbol	Parameter	Conditions	Pin	Min	Тур	Мах	Units
V _{TH}	Input Threshold High		CLKI/O+,		25	+70	mV
V _{TL}	Input Threshold Low		CLKI/O-	-70	-35		mV
VCMR	Common Mode Voltage Range (Note 5)	VID = 250 mV pk to pk		IVIDI/2		2.4 - VID /2	V
I _{IN}	Input Current	$V_{IN} = 0V$ to V_{CC} , $\overline{DE} = V_{CC}$, $\overline{OE} = V_{CC}$, Other Input = 1.2V ± 50 mV		-20	±5	+20	μA
V _{OH1R}	Output High Voltage	VID = 250 mV, I _{OH} = -1.0 mA	CLK _{OUT}	V _{CC} -0.4	2.9		V
V _{OH2R}	Output High Voltage	VID = 250 mV, I _{OH} = -6 mA		V _{CC} -0.8	2.5		V
V _{OL1R}	Output Low Voltage	I _{OL} = 1.0 mA, VID = -250 mV			0.06	0.3	V
V _{OL2R}	Output Low Voltage	I _{OL} = 6 mA, VID = -250 mV		0		0.4	V
I _{ODHR}	CLK _{OUT} Dynamic Output Current (Note 6)	$VID = +250 \text{ mV}, \text{ V}_{OUT} = \text{V}_{CC} - 1\text{V}$		-8	-16	-30	mA
I _{ODLR}	CLK _{OUT} Dynamic Output Current (Note 6)	$VID = -250 \text{ mV}, \text{ V}_{OUT} = 1\text{ V}$		10	21	35	mA
V _{IH}	Input High Voltage		DE, OE,	2.0		V _{cc}	V
V _{IL}	Input Low Voltage		CrdCLK _{IN}	GND		0.8	V
I _{IH}	Input High Current	$V_{IN} = V_{CC} \text{ or } 2.4 \text{V}$	OE, DE	-10	-2	+10	μA
I _{IL}	Input Low Current	V _{IN} = GND or 0.4V		-20	-5	+20	μA
I _{INCRD}	Input Current	$V_{IN} = 0V$ to V_{CC} , $\overline{OE} = V_{CC}$	CrdCLK _{IN}	-5		+5	μA
V _{CL}	Input Voltage Clamp	I _{OUT} = -1.5 mA	OE, DE, CrdCLK _{IN}	-0.8			V

Symbol	Parameter	Conditions	Pin	Min	Тур	Max	Units
	No Load Supply Current	$\overline{OE} = \overline{DE} = 0V,$	V _{cc}		. , , ,	max	
CC	Outputs Enabled, No VID	$CrdCLK_{IN} = V_{CC}$ or GND,	v cc				
	Applied	$CLKI/O(\pm) = Open$				13	mA
		CLK_{OUT} (0:5) = Open Circuit					
I _{CC1}	No Load Supply Current	$\overline{OE} = GND$					
'CC1	Outputs Enabled, VID	$\overline{\text{DE}} = \text{V}_{\text{CC}}$					
	over Common Mode	$CrdCLK_{IN} = V_{CC}$ or GND,					
	Voltage Range	VID = 250 mV				10	mA
	Vollage Hange	(0.125V VCM 2.275V),					
		CLK_{OUT} (0:5) = Open Circuit					
	Driver Looded Supply	$\overline{\text{DE}} = \overline{\text{OE}} = 0\text{V},$					
ICCD	Driver Loaded Supply Current						
	Current	CrdCLK _{IN} = V _{CC} or GND, R _L = 37.5Ω between CLKI/O+ and			20	25	mA
		$R_L = 37.522$ between CLKI/O+ and CLKI/O-,			20	25	mA
		CLK//O [_] , CLK _{OUT} (0:5) = Open Circuit					
V	Driver Output Differential	$R_{L} = 37.5\Omega$, Figure 5	CLKI/O+,		+ +		
V _{OD}		$\frac{H_{L}}{DE} = 0V$	CLKI/O+, CLKI/O-	250	350	450	mV
	Voltage	DE = 0V	CLKI/U-				-
ΔV_{OD}	Driver V _{OD} Magnitude				10	20	mV
	Change				1.00	4 5	
Vos	Driver Offset Voltage	-		1.1	1.29	1.5	V
ΔV_{OS}	Driver Offset Voltage				5	20	mV
	Magnitude Change	-					
V _{OHD}	Driver Output High				1.35	1.8	V
V _{OLD}	Driver Output Low			0.80	1.05		V
I _{OS1D}	Driver Differential Short	$CrdCLK_{IN} = V_{CC}$ or GND, VOD =					
	Circuit Current (Note 6)	OV, (outputs shorted together)			30	1501	mA
		DE = 0V					
I _{OS2D}	Driver Output Short	$CrdCLK_{IN} = GND, \overline{DE} = 0V,$					
	Circuit Current to V _{CC}	$CLKI/O+ = V_{CC}$			36	70	mA
	(Note 6)						
I _{OS3D}	Driver Output Short	$CrdCLK_{IN} = V_{CC}, \overline{DE} = 0V,$					
	Circuit Current to V _{CC}	$CLKI/O- = V_{CC}$			34	70	mA
	(Note 6)						
I _{OS4D}	Driver Output Short	$CrdCLK_{IN} = V_{CC}, \overline{DE} = 0V,$					1
	Circuit Current to GND	CLKI/O+ = 0V			-47	-70	mA
	(Note 6)						
I _{OS5D}	Driver Output Short	$CrdCLK_{IN} = GND, \overline{DE} = 0V,$					
	Circuit Current to GND	CLKI/O- = 0V			-50	-70	mA
	(Note 6)						
I _{OFF}	Power Off Leakage	V _{CC} = 0V or Open,					
2	Current	$V_{\text{APPLIED}} = 3.6V$				±20	μA

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DIFFEREN	TIAL RECEIVER CHARACTERISTICS					
t _{PHLDR}	Differential Propagation Delay High to Low. CLKI/O to CLK _{OUT}	C _L = 15 pF VID = 250 mV	1.3	2.8	3.8	ns
t _{PLHDR}	Differential Propagation Delay Low to High. CLKI/O to CLK _{OUT}	Figures 1, 2	1.3	2.9	3.8	ns
t _{SK1R}	Duty Cycle Distortion(Note 10) (pulse skew) t _{PLH} -t _{PHL}			100	400	ps
t _{sk2R}	Channel to Channel Skew; Same Edge (Note 11)			30	80	ps
t _{skar}	Part to Part Skew (Note 12)				2.5	ns
t _{TLHR}	Transition Time Low to High (Note 9) (20% to 80%)		0.4	1.4	2.4	ns
t _{THLR}	Transition Time High to Low(Note 9) (80% to 20%)	_	0.4	1.3	2.2	ns
t _{PLHOER}	Propagation Delay Low to High (OEto CLK _{OUT})	C _L = 15 pF <i>Figures 3, 4</i>	1.0	3	4.5	ns
t _{PHLOER}	Propagation Delay High to Low $(\overline{OE} \text{ to } CLK_{OUT})$		1.0	3	4.5	ns
f _{MAX}	Maximum Operating Frequency (Note 15)		100	125		MHz
DIFFEREN	TIAL DRIVER TIMING REQUIREMENTS				•	•
t _{PHLDD}	Differential Propagation Delay High to Low. $CrdCLK_{IN}$ to CLKI/O	$C_{L} = 15 \text{ pF}$ $R_{L} = 37.5\Omega$	0.5	1.8	2.5	ns
t _{PLHDD}	Differential Propagation Delay Low to High. CrdCLK _{IN} to CLKI/O	Figures 6, 7	0.5	1.8	2.5	ns
t _{PHLCrd}	CrdCLK _{IN} to CLK _{OUT} Propagation Delay High to Low	C _L = 15 pF	2.0	4.5	6.0	ns
t _{PLHCrd}	$CrdCLK_{IN}$ to CLK_{OUT} Propagation Delay Low to High	Figures 8, 9	2.0	4.5	6.0	ns
t _{SK1D}	Duty Cycle Distortion (pulse skew) It _{PLH} -t _{PHL} I (Note 13)				600	ps
t _{SK2D}	Differential Part-to-Part Skew (Note 14)				2.0	ns
t _{tlhd}	Differential Transition Time (Note 9) (20% to 80%)		0.4	0.75	1.4	ns
t _{thld}	Differential Transition Time (Note 9) (80% to 20%)	•	0.4	0.75	1.4	ns
t _{PHZD}	Transition Time High to TRI-STATE. DE to CLKI/O				10	ns
t _{PLZD}	Transition Time Low to TRI-STATE. DE to CLKI/O	$V_{IN} = 0V$ to V_{CC}			10	ns
t _{PZHD}	Transition Time TRI-STATE to High. DE to CLKI/O	$C_{L} = 15 \text{ pF},$			32	ns
t _{PZLD}	Transition Time TRI-STATE to Low. DE to CLKI/O	R _L = 37.5Ω <i>Figures 10, 11</i>			32	ns
f _{MAX}	Maximum Operating Frequency (Note 15)		100	125		MHz

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. These ratings are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.

Note 2: ESD Rating: ESD qualification is performed per the following: HBM (1.5 kΩ, 100 pF), Machine Model (250V, 0Ω), IEC 1000-4-2. All VCC pins connected together, all ground pins connected together.

Note 3: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except VID, VOD, VTH, and VTL.

Note 4: All typicals are given for: V_{CC} = +3.3V and T_A = +25 $^\circ C.$

Note 5: The VCMR range is reduced for larger VID. Example: If VID=400 mV, then VCMR is 0.2V to 2.2V A VID up to $|V_{CC}-0V|$ may be applied between the CLKI/O+ and CLKI/O- inputs, with the Common Mode set to $V_{CC}/2$.

Note 6: Only one output should be momentarily shorted at a time. Do not exceed package power dissipation rating.

Note 7: C_L includes probe and fixture capacitance.

Note 8: Generator waveform for all tests unless otherwise specified: f = 25 MHz, $Zo = 50\Omega$, $t_r = 1 \text{ ns}$, $t_f = 1 \text{ ns}$ (10%–90%). To ensure fastest propagation delay and minimum skew, clock input edge rates should not be slower than 1 ns/V; control signals not slower than 3 ns/V. In general, the faster the input edge rate, the better the AC performance.

Note 9: All device output transition times are based on characterization measurements and are guaranteed by design.

Switching Characteristics (Continued)

Note 10: t_{SK1R} is the difference in receiver propagation delay (lt_{PLH}-t_{PHL}) of one device, and is the duty cycle distortion of the output at any given temperature and V_{CC}. The propagation delay specification is a device to device worst case over process, voltage and temperature.

Note 11: t_{SK2R} is the difference in receiver propagation delay between channels in the same device of any outputs switching in the same direction. This parameter is guaranteed by design and characterization.

Note 12: t_{SK3R}, part-to-part skew, is the difference in receiver propagation delay between devices of any outputs switching in the same direction. This specification applies to devices over recommended operating temperature and voltage ranges, and across process distribution. T_{SK3R} is defined as Max–Min differential propagation delay.This parameter is guaranteed by design and characterization.

Note 13: t_{SK1D} is the difference in driver propagation delay ($It_{PLH}-t_{PHL}I$) and is the duty cycle distortion of the CLKI/O outputs.

Note 14: t_{SK2D} part-to-part skew, is the difference in driver propagation delay between devices of any outputs switching in the same direction. This specification applies to devices over recommended operating temperature and voltage ranges, and across process distribution. t_{SK2D} is defined as Max-Min differential propagation delay.

Note 15: Generator input conditions: $t_{f}/t_{f} < 1$ ns, 50% duty cycle, differential (1.10V to 1.35V pk-pk). Output Criteria: 60%/40% duty cycle, V_{OL}(max) 0.4V, V_{OH}(min) 2.7V, Load = 7 pF (stray plus probes).

Parameter Measurement Information






FIGURE 1. Receiver Propagation Delay and Transition Time Test Circuit



Generator waveform for all test unless otherwise specified: f = 25 MHz, 50% Duty Cycle, Zo = 50Ω , t_{TLH} = 1 ns, t_{THL} = 1 ns.

FIGURE 2. Receiver Propagation Delay and Transition Time Waveforms






FIGURE 6. Driver Propagation Delay Test Circuit

Parameter Measurement Information (Continued)





FIGURE 7. Driver Propagation Delay and Transition Time Waveforms









FIGURE 9. CrdCLK_{IN} Propagation Delay Time Waveforms

Parameter Measurement Information (Continued)








FIGURE 11. Driver TRI-STATE Waveforms

Applications Information

General application guidelines and hints for BLVDS/LVDS transceivers, drivers and receivers may be found in the following application notes: LVDS Owner's Manual (lit #550062-001), AN805, AN807, AN808, AN903, AN905, AN916, AN971, AN977.

BLVDS drivers and receivers are intended to be used in a differential backplane configuration. Transceivers or receivers are connected to the driver through a balanced media such as differential PCB traces. Typically, the characteristic differential impedance of the media (Zo) is in the range of 50 Ω to100 Ω . Two termination resistors of Zo Ω each are placed at the ends of the transmission line backplane. The termination resistor converts the current sourced by the driver into a voltage that is detected by the receiver. The effects of mid-stream connector(s), cable stub(s), and other impedance discontinuities as well as ground shifting, noise margin limits, and total termination loading must be taken into account.

The DS92CK16 differential line driver is a balanced current source design. A current mode driver, generally speaking has a high output impedance (100 ohms) and supplies a constant current for a range of loads (a voltage mode driver on the other hand supplies a constant voltage for a range of loads). Current is switched through the load in one direction to produce a logic state and in the other direction to produce the other logic state. The output current is typically 9.330 mA. The current changes as a function of load resistor. The current mode requires (as discussed above) that a resistive termination be employed to terminate the signal and to complete the loop. Unterminated configurations are not allowed. The 9.33 mA loop current will develop a differential voltage of about 350mV across 37.5 Ω (double terminated 75 Ω differential transmission backplane) effective resistance, which the receiver detects with a 280 mV minimum differential noise margin neglecting resistive line losses (driven signal minus receiver threshold (350 mV - 70 mV = 280 mV)). The signal is centered around +1.2V (Driver Offset, VOS) with respect to ground. Note that the steady-state voltage (V_{SS}) peak-to-peak swing is twice the differential voltage (V_{OD}) and is typically 700 mV.

The current mode driver provides substantial benefits over voltage mode drivers, such as an RS-422 driver. Its quiescent current remains relatively flat versus switching frequency. Whereas the RS-422 voltage mode driver increases exponentially in most case between 20 MHz–50 MHz. This is due to the overlap current that flows between the rails of the device when the internal gates switch. Whereas the current mode driver switches a fixed current between its output without any substantial overlap current. This is similar to some ECL and PECL devices, but without the heavy static I_{CC} requirements of the ECL/PECL designs. LVDS requires > 80% less current than similar PECL devices. AC specifications for the driver are a tenfold improvement over other existing RS-422 drivers.

The TRI-STATE function allows the driver outputs to be disabled, thus obtaining an even lower power state when the transmission of data is not required.

POWER DECOUPLING RECOMMENDATIONS

Bypass capacitors must be used on power pins. High frequency ceramic (surface mount is recommended) 0.1μ F in parallel with 0.01μ F, in parallel with 0.001μ F at the power supply pin as well as scattered capacitors over the printed circuit board. Multiple vias should be used to connect the decoupling capacitors to the power planes. A 4.7µF (35V) or greater solid tantalum capacitor should be connected at the power entry point on the printed circuit board.

PC BOARD CONSIDERATIONS

Use at least 4 PCB layers (top to bottom); BLVDS signals, ground, power, TTL signals.

Isolate TTL signals from BLVDS signals, otherwise the TTL may couple onto the BLVDS lines. It is best to put TTL and BLVDS signals on different layers which are isolated by a power/ground plane(s).

Keep drivers and receivers as close to the (BLVDS port side) connectors as possible to create short stub lengths.

DIFFERENTIAL TRACES

Use controlled impedance traces which match the differential impedance of your transmission medium (ie. backplane or cable) and termination resistor(s). Run the differential pair trace lines as close together as possible as soon as they leave the IC . This will help eliminate reflections and ensure noise is coupled as common-mode. In fact, we have seen that differential signals which are 1mm apart radiate far less noise than traces 3mm apart since magnetic field cancellation is much better with the closer traces. Plus, noise induced on the differential lines is much more likely to appear as common-mode which is rejected by the receiver.

Match electrical lengths between traces to reduce skew. Skew between the signals of a pair means a phase difference between signals which destroys the magnetic field cancellation benefits of differential signals and EMI will result. (Note the velocity of propagation, v = c/Er where c (the speed of light) = 0.2997mm/ps or 0.0118 in/ps). Do not rely solely on the autoroute function for differential traces. Carefully review dimensions to match differential impedance and provide isolation for the differential lines. Minimize the number or vias and other discontinuities on the line.

Avoid 90° turns (these cause impedance discontinuities). Use arcs or 45° bevels.

Within a pair of traces, the distance between the two traces should be minimized to maintain common-mode rejection of the receivers. On the printed circuit board, this distance should remain constant to avoid discontinuities in differential impedance. Minor violations at connection points are allowable.

STUB LENGTH

Stub lengths should be kept to a minimum. The typical transition time of the DS92CK16 BLVDS output is 0.75ns (20% to 80%). The 100 percent time is 0.75/0.6 or 1.25ns. For a general approximation, if the electrical length of a trace is greater than 1/5 of the transition edge, then the trace is considered a transmission line. For example, 1.25ns/5 is 250 picoseconds. Let velocity equal 160ps per inch for a typical loaded backplane. Then maximum stub length is 250ps/160ps/in or 1.56 inches. To determine the maximum stub for your backplane, you need to know the propagation velocity for the actual conditions (refer to application notes AN– 905 and AN–808).

TERMINATION

Use a resistor which best matches the differential impedance of your loaded transmission line. Remember that the current mode outputs need the termination resistor to generate the differential voltage. BLVDS will not work without resistor termination.

Applications Information (Continued)

Surface mount 1% to 2% resistors are best.

PROBING BLVDS TRANSMISSION LINES

Always use high impedance (> $100k\Omega$), low capacitance (< 2pF) scope probes with a wide bandwidth (1GHz) scope. Improper probing will give deceiving results.

CABLES AND CONNECTORS, GENERAL COMMENTS

Use controlled impedance media. The connectors you use should have a matched differential impedance of about Zo Ω . They should not introduce major impedance discontinuities.

Balanced cables (e.g. twisted pair) are usually better than unbalanced cables (ribbon cable, simple coax.) for noise reduction and signal quality. Balanced cables tend to generate less EMI due to field canceling effects and also tend to pick up electromagnetic radiation a common-mode (not differential mode) noise which is rejected by the receiver. For cable distances < 0.5M, most cables can be made to work effectively. For distances $0.5M \le d \le 10M$, CAT 3 (category 3) twisted pair cable works well, is readily available and relatively inexpensive.

